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Abstract
This special issue of Future Generation Computer Systems contains four ex-
tended papers selected from the 7th International Workshop on Performance
Modeling, Benchmarking and Simulation of High Performance Computing Sys-
tems (PMBS 2016), held as part of the 28th International Conference for High
Performance Computing, Networking, Storage and Analysis (SC 2016). These
papers represent worldwide programmes of research committed to understand-
ing application and architecture performance to enable post-peta-scale compu-
tational science.
Introduction
Scientific discovery has been accelerated enormously in the past century due to
the emergence of the field of computational science. For situations where phys-
ical experimentation is prohibitively costly, impractical, or dangerous, scientific
computing is now extensively used to test theories and further understanding.
Computational methods have joined theory and experiment as central pillars of
scientific investigation.
Because of the extensive use of computation in science, maximizing compu-
tational performance is of paramount importance. Ensuring both hardware and
software are operating at their maximum capacity allows scientists to perform
increasingly accurate and complex simulations within an acceptable timeframe.
This need for high performance, has led to the development of supercomputers.
Since 1993, the performance of the world’s fastest supercomputers, mea-
sured in the number of floating point operations per second (FLOP/s), has
been tracked by the twice yearly Top500 list [1]. The Top500 list serves as
a valuable resource that allows comparisons to be made between systems and
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helps identify trends in HPC architectures [2, 3]. The #1 ranked supercom-
puter in the first list was the Numerical Wind Tunnel in Japan – capable of
124,000,000,000 operations per second, or 124 GFLOP/s.
Supercomputer performance has subsequently increased by 6 orders of mag-
nitude in the decades since. The first major performance barrier, the TeraFLOP,
was passed in 1997 by the ASCI Red HPC system built and installed at Sandia
National Laboratories. ASCI Red remained at the top of the list for 3 years,
with later upgrades taking its performance to 3.1 TFLOP/s.
In 2008, the IBM Roadrunner machine, at Los Alamos National Laboratory,
broke the PetaFLOP barrier and assumed the #1 position. Roadrunner was
notable for its hybrid architecture, where the AMD Opteron CPUs handled the
operating system, while computation was performed on an attached accelerator
– a common feature in many of today’s supercomputers.
As of June 2018, there are 273 PetaFLOP-capable HPC systems in the
Top500 list. K Computer, installed at the RIKEN Advanced Institute for Com-
putational Science, was the first machine to eclipse 10 PFLOP/s in November
2011, and consistently remained in the top 10 supercomputers for 6 years.
Sunway TaihuLight, installed in 2017, has a theoretical peak that surpasses
100 PFLOP/s, and achieved 93 PFLOP/s on the LINPACK benchmark. In
June 2018, TaihuLight was replaced at the top of the list by Summit, an Oak
Ridge National Laboratory based supercomputer with a theoretical peak of 188
PFLOP/s, and an achieved peak of 122 PFLOP/s. Like Roadrunner, Summit
is a heterogeneous architecture with each compute node consisting of two IBM
POWER9 CPUs and six NVIDIA Tesla V100 GPUs.
The Race to Exascale
The next major milestone for HPC is the ExaFLOP, or 1018 floating-point
operations per second. It is anticipated that this will be achieved within the
next 5 years and that having this level of computation available will have a
profound effect on scientific capability.
Around the world there are a number of national and international efforts
to deliver an Exascale system along with the supporting infrastructure.
In China, Tianhe-3 is being developed at the National Computer Centre
in Tianjin. Tianhe-3 will represent a 11× increase in performance over Tai-
huLight, and a 33× improvement over the previous Tianhe system (Tianhe-2).
The system is planned for 2020 and it is projected to provide an ExaFLOP of
performance within 30-40 MW of power.
Japan’s FLAGSHIP 2020 project at RIKEN aims to deliver a Post-K Com-
puter in 2021, again within 30-40 MW of power consumption [4]. The design is
set to be based on a general-purpose many-core architecture, rather than using
a hybrid architecture with accelerators.
The United States has two major projects focussed on the delivery of Exas-
cale computing. The CORAL project (Collaboration of Oak Ridge, Argonne and
Livermore) is dedicated to the procurement and installation of three Exascale-
class systems between 2021 and 2023 – A21 at Argonne National Laboratory,
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Frontier at Oak Ridge National Laboratory and El Capitan at Lawrence Liv-
ermore National Laboratory. The Exascale Computing Project (ECP) is the
United States’ collaborative effort by two Department of Energy organizations
– The Office of Science and the National Nuclear Security Administration – with
a focus on the delivery of an Exascale-capable computing ecosystem [5].
Similarly, there are a number European Exascale projects – funded through
initiatives such as the European Union’s Seventh Framework Programme (EU
FP7) – investigating innovative approaches to hardware design and program-
ming models as well as supporting scientific application development [6]. The
Mont Blanc 2020 project is a three year effort to deliver an Exascale system
using a low-power System-on-Chip (SoC) architecture. The DEEP-ER project
is working towards the development an heterogeneous modular HPC system
capable of an ExaFLOP. Projects such as CRESTA (Collaborative Research
into Exascale Systemware, Tools & Applications) and EESI (European Exascale
Software Initiative) are developing the software and tools that will be required
by Exascale-class systems.
Challenges of Exascale
The anticipated delivery of Exascale-capable systems between 2020 and 2023
will enable new research in some of the grand challenges of computational sci-
ence [7, 8]. The performance and parallelism available on post-Exascale systems
will offer benefits in the fields of weather prediction, astronomy and cosmol-
ogy, material sciences, biological systems, aerodynamics and theoretical physics,
among many others.
Each of the Exascale projects mentioned previously are working towards this
common goal, but each is exploring a different approach. Japan’s FLAGSHIP
2020 project and Mont Blanc both propose homogeneous many-core architec-
tures based on ARM SoCs; the DEEP-ER and CORAL projects are investigat-
ing the use of heterogeneous architectures; and there are projects in China to
develop a new custom architecture for use in their Exascale system.
Supercomputing is tending towards a diversification of hardware. In the
current Top500, 10 distinct architectures are represented, ranging from Intel’s
Xeon range of x86 processors and IBM’s POWER architecture to custom pro-
cessors such as the PEZY-SC2 and Matrix-2000 accelerator cards. As of June
2018, there are 110 systems using computational accelerators, the majority of
which are NVIDIA GPUs. The trend towards diversification continues beyond
just compute, with machines making increasing use of novel memory systems,
interconnects and I/O subsystems.
This rapidly changing environment is bringing about significant challenges in
HPC [9]. As supercomputing architectures diversify, applications need to remain
portable between architectures to avoid potential vendor lock-in or suboptimal
performance [10]. Rising component counts mean that resilience mechanisms
must evolve to ensure that the effects of hardware and software failures can be
mitigated [11]. Each subsystem of the supercomputer must evolve in parallel
to ensure that no single part becomes a bottleneck to performance [12–15]. For
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supercomputing to remain sustainable, the energy efficiency of applications and
systems must be considered carefully [16, 17].
Without Exascale systems available, these challenges are often approached
using performance modeling, benchmarking and simulation. Analytical models
such as LogGP have traditionally been used to predict performance of current
and future systems [18, 19]. Benchmarking has often been used to assess the per-
formance of hardware and identify performance bottlenecks or find opportunities
for optimization [13, 20, 21]. Simulators can be used to predict performance at
much greater scale than available [22, 23], as well as allow us an opportunity
to test hypothetical systems [5, 24]. Each of these approaches to performance
engineering is helping to prepare for the availability of Exascale computing.
Performance Modeling, Benchmarking and Simulation
This issue of Future Generation Computer Systems contains four extended pa-
pers from the 7th Performance Modeling, Benchmarking and Simulation of High
Performance Computing Systems Workshop (PMBS 2016), which was held as
part of the 28th International Conference for High Performance Computing,
Networking, Storage, and Analysis (often simply refered to as Supercomputing
(SC)) in 2016. The SC conference is the premier international forum for research
that focusses on addressing some of these challenges.
The SC conference offers a vibrant technical program, which includes tech-
nical papers, tutorials in advanced areas, birds-of-a-feather sessions, panel de-
bates, a doctoral showcase and a number of technical workshops in specialist
areas. The SC conference hosts a wide range of international participants from
academia, national laboratories and industry, and regularly features over 350
exhibitors in the industry’s largest annual HPC technology fair.
The PMBS workshop began at the 2010 SC conference in New Orleans and
has been a fixture of the workshop programme ever since [25–30]. The focus
of the workshop is in comparing high performance computing systems through
performance modeling, benchmarking or the use of tools such as simulators. In
recent years, we have been particularly interested in receiving research papers
which report the ability to measure and make trade-offs in hardware/software
co-design to improve sustained application performance. We have also been
keen to capture the assessment of future systems, for example through work
that ensures continued application scalability through to Exascale systems.
Future Generation Computer Systems
Following the 2016 PMBS workshop, selected authors were invited to submit
extended versions of their papers for consideration to FGCS. Four of these
submissions were accepted following a subsequent round of reviews to ensure
that they were of the highest quality.
The first of the four papers is concerned with the use of memory tiling tech-
niques to improve the performance of scientific applications running on many-
core architectures [31]. Yount et al. demonstrate how rewriting finite-difference
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numerical simulations using techniques such as vector-folding and spatial tiling
can improve cache resource utilisation. Further, the authors show how temporal
wave-front tiling can be applied when stencil problem sizes exceed the capacity
of a shared cache, leading to speedups ranging from 1.9× to 3.3×.
Proxy applications are increasingly being developed to investigate potential
performance issues in scientific simulations. The second paper in this special
issue, by Pearce et al., uses the CoMD proxy application to explore the issue
of load imbalance at scale [32]. In the paper, CoMD is extended to allow users
to control initial load imbalance and to enable work migration. Using their
extended application, the authors are able to analyse the negative impact of
load imbalance, and using dynamic rebalancing, can significantly improve its
performance.
The paper by Guerrera et al., outlines the use of Prova! to record and
generate reproducible experimental environments to explore application perfor-
mance on a variety of different HPC systems under different configurations [33].
In the paper, the authors demonstrate the use of Prova! on stencil kernels,
providing a comparative analysis across four different systems using a variety of
parallelisation techniques (MPI, OpenMP and CUDA).
The final paper in this special issue focuses on performance portability. Pen-
nycook et al. introduce a new definition and a novel metric for characterizing
performance portability [34]. They apply their metric to a number of published
application studies to highlight the use of a shared metric for comparing ap-
proaches to portability, and suggest a number of techniques and tools to aid
application developers in future.
The four papers contained in this special issue represent worldwide programmes
of research focussed on the performance of scientific applications on HPC sys-
tems. Two of the papers focus on improving the performance of applications at
scale, through exploiting cache reuse on many core architectures and through
dynamically applying load balancing to alleviate the issue caused by imbalance.
The final two papers cover the topics of reproducibility and portability. With
the increasing diversification of HPC architectures as we approach Exascale,
these topics will only grow in importance.
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